https://mathswithme.in/



34	48	BO							Code : 20EC11		1 T							
					Regis Numb			1.		Τ					•			
		, i	-						<u> </u>									
			Ι	Seme		-								2021				
				Ι	DIG	ITA	۱L	EL	EC	ΓR	lO	NIC	CS				1 1 1 1 1	
Tim	e : 3	Hours	;]			4					,			[Ma	x.	Ma	rks :	100
Instr	uctio		(1) (2)						from e 20 mai		Se	ction.						
					•		SEC	TIO	N – I									а н 1969 - 197
1.	(a)	Perfor (i) (ii) (iii)	Con Con	ne follo nvert E nvert H otract (Decima Hexado	al 928 ecima	8 into al 7 A	o Hex AC.39	to the	Bi	nary		ient i	netho	od.			10
	(b)	(i) (ii)	Wr	ite a no ite the mple.					ersion	fro	m 1	Binary	y to	Gray	cc	ode v	• with a	4 an 6
2.	(a)	(i) (ii) (iii)	Ado	l (AB8 l (654) nvert () ₈ and	(236)8		imal.									10
	(b)	(i) (ii)		ine log t the la						TT	of A	AND	and I	XOR	ga	tes.		5 5
		×					SEC	TIOT	11 – I		:		с ж П					
3.	(a)	State	and	prove	DeMo													10
	(b)	Simpl (i)		ogic e	-			-	olean a	lge	bra.	Draw	the	logic	di	agrai	m.	10
		(ii)	Y =	ABC	D + A	BCD) + Ā	BCD								•		
s K								1 of	12							ľ	Furn	over

https://mathswithme.in/

20	EC	C1	1	Т
	-	~		

2 of 2

- 4. (a) Define the following :
 - (i) K-map
 - (ii) Product term
 - (iii) Sum term
 - (iv) S.O.P.
 - (v) P.O.S.
 - (b) Simplification of Boolean expression using K-map. Draw the logic diagram. 10 $Y = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}D + A\overline{B}\overline{C}D + A\overline{B}\overline{C}D.$

SECTION – III

5.	(a)	(i) Explain half subtractor with truth table.	5
		(ii) Write the comparison between serial and parallel adder.	5
	(b)	Explain working of a full adder with logic diagram and truth table.	10
6.	(a)	Explain working of a 3 bit parallel adder circuit.	10
	(b)	Explain two bit magnitude comparator with truth table and gate level circuit.	10
		SECTION – IV	
7.	(a)	(i) Define Multiplexer and list the applications.	5
		(ii) Define Demultiplexer. Explain the operation of 1 : 4 demultiplexer.	5
	(b)	Explain the working of 8 : 1 multiplexer with logic circuit, symbol and truth	
		table.	10
	÷.		
8.	(a)	Explain operation of 1 : 16 demultiplexer.	10
	(b)	(i) List the advantages and disadvantages of ICs.	5

SECTION - V

Classify IC's based on scale of integration.

9.	(a)	Sketch and explain logic circuit of BCD to decimal decoder.	10
	(b)	Explain priority encoder, with a neat logic diagram and truth table.	10
10.	(a)	Explain the working of decimal to BCD encoder.	10
	(b)	(i) Compare features of Standard TTL, CMOS and ECL.	5
		(ii) Describe the interfacing between TTL and CMOS.	5
		•	

https://mathswithme.in/

3480

10

5

2

(ii)

I Semester Diploma Examinations, Aug- 2021 DIGITAL ELECTRONICS

Code:	20EC11T	Scheme of Valuation and	Rubrics
Q. NO	MAX MARKS	SCHEME	
1 a)		i) Conversion Decimal to Hex	4M
	10 M	ii) Conversion Hex to Binary	4M
		iii) One's complimentary subtraction	2M
b)		i) ASCII stands for	1M
		Features	3M
	10M	Applications	1M
		ii)Conversion Binary to Gray code procedure	4M
		Examples	1M
2 a)		i) Add numbers with base	4M
	10M	ii) Add numbers with base	4M
		iii) convert binary into decimal	2M
b)		i)Definition of logic gate	1M
		Symbol	2M
	1014	Truth table	2M
	10 M	ii) I Law	2M
		II Law	2M
		III Law	1M
		SECTION -II	
		Statement (each)	2x2=4M
	10 M	Expression (each)	1x2=2M
		Truth table (each)	2x2=4M
b)		i)simplification	3M
,	1016	Logic diagram	2M
	10 M	ii) simplification	3M
		logic diagram	2M
4 a)	102.5		
,	10 M	Definition of each term(2M)	2X5=10M
b)		4 variable k map	2M
,		plotting variables on a k map	2M
	10M	Grouping	2M
		simplified expression	2M
		Logic diagram	2M
		SECTION-III	
5 a)		i)Definition with block diagram	1M
/		Truth table	2M
	10 M	Logic diagram	1M
		explanation	1M
		ii)Each comparison	1X5=5M
b)		Definition with block diagram	3M
	10M	Truth table	2M

		Logic expression	2N
		Logic diagram	3N
5 a)		Definition with block diagram	4N
	10M	expression	2N
		explanation	4N
b)		Definition with block diagram	2N
		Truth table	2N
	10M	Logic expression	2N
		Logic diagram	2N
		explanation	2N
		SECTION-IV	
7 a)		i)Definition	1N
		Each applications	1X4=4N
	1014	ii) Definition	11
	10M	Truth table	11
		Logic diagram	21
		Explanation	11
b)		Block diagram	2N
0)	1014	Truth table	21
	10M	Logic diagram	4N
		explanation	21
3 a)		Block diagram	21
<i>, u)</i>		Truth table	21
	10M	Logic diagram	4N
		explanation	2N
b)		i) Each advantages	1/2x5=2.5N
0)	10M	Disadvantages	1/2x5=2.5N
	10101	ii) Each classification	1X5=5N
		SECTION-V	1745-51
)			
ι)		Definition with block diagram	2N
<u> </u>		Truth table	21
	10M	Logic expression	21
		Logic diagram	21
		explanation	2N
b)		Definition with Block Diagram	21
/	10M	Truth Table, Logic Diagram, Explanation	
			2+4+2=8N
10		Block diagram	2N
a)	10M	Truth table	3N
	1 (1)1	Logic diagram	3N
		explanation	2N
b)		i) Each comparison	1X5=5N
	10M	ii) Diagram	2N
		explanation	3N
4			

Scheme of Valuation: April/May-2021

Diploma Examination, April/May-2021

Subject Title: Digital Electronics (20EC11T)Time:3HrsSemester: 1Max.Marks:100

SECTION-I


1. a) Perform the following Operations

i) Convert Decimal 928 into Hexadecimal (Conversion Decimal to Hex-04M)

> 16 928 16 58 ----- 0 3 ----- 10(A)


> > 928 10 = 3 A0 16

ii) Convert Hexadecimal 7AC.39 to the Binary (Conversion Hexadecimal to Binary-04M)



7AC.39 6 = 11110101100.001110012

iii) Subtract (1101)₂ from (1111) ₂ using1's Compliment Method (One's Complementary Substraction - 2 M)



Remove the carry add to the Result.

https://mathswithme.in/

10Marks

1. (b) i) Write a note on ASCII Code (ASC II Stands for 1M + Features 3M + Applications 1M)

Ans :- ASCII Stands for American Standard Code for Information Interchange. It is also known as alphanumeric Code. It is a 7 bit Code in Which the Decimal Digits are represented by the BCD Code preceded by 011. Since it is a 7 bit Code, It represent $2^7 = 128$ Symbols. These Symbols are assigned to different alphanumeric Characters. (Letters, Numbers and Other Special Symbols) For Example The Hexadecimal Nos 30H to 39H represents 0 to 9 decimal nos and 41H to 54H represents capital letters A through Z. The 7 bit code format is $D_6D_5D_4D_3D_2D_1D_0$ Where each D is a "0 or 1" Applications: 1) Printer, 2) Keyboard

ii) Write the procedure for conversion from Binary to Gray Code with an Example 5M

(Conversion Binary to Gray Code Procedure 4M + Example 2M)


Ans : Binary to Gray

Procedure:-

1) The Most significant bit in the Gray Code is the same as the Corresponding bit in the Binary number

2) Going from left to right, add each adjacent pair of binary bits to get the next gray code bit, discard carry.

Example :-



2. (a) i) Add (AB8)₁₆ and (IF5)₁₆

10M

(Add numbers with Base 04M)

Ans: $AB8_{16}$ +1F5₁₆ + $AB8_{16}$

 $\frac{1F5_{16}}{CAD_{16}}$

1st Column : 8₁₆+5₁₆=13→D

2nd Column : B₁₆+F₁₆=26 = $11_{10}+15_{10}=26_{10}$ $26_{10}-16_{10}=10_{16} \rightarrow A$ A_{16} with a carry 1 3rd Column : $A_{16}+1_{16}+1_{16}=12_{16}\rightarrow C$ ii) Add $(654)_8$ and $(236)_8$ (Add numbers with base 04M)

Ans: $654_8 + 236_8$ 654_8 $+ 236_8$ 1112_8

1st Column : 4+6=10 10-8=2 with carry 1 2nd Column : 5+3+1=9 9-8=1 with carry 1 3rd Column : 6+2+1=9 9-8=1 with carry 1

iii) Convert (110111.11)₂ into decimal (Conversion Binary to decimal)

Ans :-

$$110111 \cdot 11_{2} = 1 \times 2 + 1 \times 2 + 0 \times 2 + 1 \times 1 = 1 \times 32 + 1 \times 16 + 0 \times 8 + 1 \times 4 + 1 \times 2 + 1 \times 1 = + 1 \times \frac{1}{2} + 1 \times \frac{1}{4} = 32 + 16 + 0 + 4 + 2 + 1 + 0.5 + 0.25$$

$$110111 \cdot 11_{2} = 55.75_{10}$$


2. b) i) Define logic gate. write symbol and TT And x or gates

5M


(Definition 1M + Symbol 2M + TT 2M)

Ans : Logic Gate is a Digital Circuit with one or more input Signals, But only one Output Signal. All the input Signals and Output Signal are either low or high Voltage levels.

AND Gate



Inp	uts	Output
А	В	AB
0	0	0
0	1	0
1	0	0
- 1	1	1



Inp	outs	Output
Α	В	А⊕В
0	0	0
0	1	1
1	0	1
1	1	0

ii) List the laws of Boolean Algebra

5M

(I Law 2M + II Law 2M + III Law 1M)

Ans : i) Commutative Law : This law states that no matter in which order we use the variables. It means that the order of Variables doesn't matter in this law.

A.B = B.A

A + B = B + A

ii) Associative Law : This law states that the operation can be performed in any order when the variables priority is Same as

$$(A.B)C = A.(B.C)$$

(A+B)+C=A+(B+C)

https://mathswithme.in/

iii) Distributive Law : This law allows us to open up brackets. Simply we can open the brackets in Boolean expressions.

A. (B+C) = AB+AC

SECTION-II

3 a) State and prove Demorgan's Theorem's

(Each theorem statement 2x2=4M + Each Expression 2x2=4 + Each Truth Table 1x2=2) Ans : I Theorem


Statement : States that " The compliment of product is equal to the sum of their individual complements

i.e
$$AB = A + B$$


II Theorem

Statement : States that "The complement of sum is equal to the product of the individual complements"

i.e
$$A+B = A.B$$



A NAND gate is equivalent to an inversion followed by an OR



A NOR gate is equivalent to an inversion followed by an AND

Α	В	Ā	B	A·B	A·B	$\overline{A} + \overline{B}$
0	0	1	1	0	1	1
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	1	0	0

Α	В	Ā	B	A+B	A+B	Ā·B
0	0	1	1	0	1	1
0	1	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	1	0	0

https://mathswithme.in/

b) Simplify logic expressions using Boolean Algebra Draw the Logic Diagram (Simplification 3x2=6M-Logic Diagram 2x2=4M)

$$Y = (A+B)(A+\overline{B})(\overline{A}+B)$$

$$AnS: Y = (A+B)(A+\overline{B})(\overline{A}+B)$$

$$= \underline{AA} + A\overline{B} + AB + \underline{BB}(\overline{A}+B)$$

$$= A + A\overline{B} + AB + O(\overline{A}+B)$$

$$= A (1+\overline{B}+B)(\overline{A}+B)$$

$$= A (1+1)(\overline{A}+B)$$

$$= A (1+1)(\overline{A}+B)$$

$$= A (\overline{A}+B)$$

$$= A(\overline{A}+B)$$


$$= O + AB$$

$$Y = AB$$

$$\log i c \ diag xam$$

$$AO = \begin{cases} & & & \\ &$$

10M



4) a) Define the following

10M

(Definition of Each Term 2x5=10M)

i) K-Map : The K-Map is a Systematic way of Simplifying Boolean expressions with the help of the K-Map method, We can find the simplest POS and SOP expressions, Which is known as minimum expression.

ii) Product Term : A Product term is a logical product of Several Variables. The Variables may or may not be complemented

 $Ex : ABC, \overline{A} B \overline{C}$

11

iii) Sum Term : A Sum Term is a Sum of Several Variables. The variables may or may not be complemented______

 $Ex : A+B+C, \overline{A}+B+C$

iv) SOP : Sum of Products expression is Several product terms logically added i.e two or more AND^{ed} Functions OR^{ed} together.

Ex : 1) AB+BC, 2) ABC+BD


https://mathswithme.in/

v) POS : Product of Sum expression is Several Sum terms logically multiplied i.e two or more OR^{ed} terms AND^{ed} together. Ex : 1) (A+B) (A+B) (A+B), 2) (A+B+C) (A+B+C) (A+B+C)


4. b) Simplification of Boolean Expression using K-Map Draw the Logic Diagram 10M $Y = \overline{ABCD} + \overline{ABCD}$ (Draw 4 Variable K-Map 2M + Plotting Variables on a K-Map 2M + Grouping 2M + Simplified Expression 2M + Logic Diagram 2M)

$\mathbf{Y} = \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}}\overline{\mathbf{D}} + \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}}\overline{\mathbf{D}} + \mathbf{A}\overline{\mathbf{B}}\overline{\mathbf{C}}\overline{\mathbf{D}} + \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}}\overline{\mathbf{D}} + \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}}\mathbf{D} + \overline{\mathbf{A}}\overline{\mathbf{B}}\overline{\mathbf{C}}\mathbf{D} + \mathbf{A}\overline{\mathbf{B}}\overline{\mathbf{C}}\mathbf{D} + \mathbf{A}\overline{\mathbf{B}$

4 Variable Key Map



Logic Diagram




SECTION - III

5M

5. (a) (i) Explain half subtractor with truth table. (Definition with Block diagram 1M + Truth Table 2M + Logic Diagram 1M + Explanation 1M)


Ans :- Half-subtractor is a combinational circuit that can be used to subtract one binary digit from another to produce a DIFFERENCE output and a BORROW output. The BORROW output here specifies whether a '1' has been borrowed to perform the subtraction. The truth table of a half-subtractor, as shown below, explains this further.

The Boolean expressions for the two outputs are given by the equations



$$D = \overline{A}.B + A.\overline{B}$$

 $B_{\rm o} = \overline{A}.B$



It is obvious that there is no further scope for any simplification of the Boolean expressions given. While the expression for the DIFFERENCE (D) output is that of an EX-OR gate, the expression for the BORROW output (Bo) is that of an AND gatewith input a complemented before it is fed to the gate.

The below figure shows the logic implementation of a half-subtractor.

(ii) Write the Comparison between serial and parallel adder.

(Each Comparison 1x5=5)

Ans :-

Serial adder	Parallel adder
Serial adder is less fast.	Parallel adder is fast as compare to serial adder.
It requires fewer components for operation.	It require large component for operation.
Addition process is perform by bit-by-bit process	Addition process is performing by parallel order. Means all bits add simultaneously.
It requires one full adder circuit.	No. of full adder circuit is equal to no. of bits in binary adder.
Time required for addition depends on number of bits.	Time required does not depend on the number of bits'.


5. (b) Explain working of a full adder with logic diagram and truth table.

10M

5M


(Definition with Block Diagram 3M + Truth Table 2M + Logical Expression 2M + Logic Diagram 3M)

Ans :-The full-adder accepts two input bits and an input carry and generates a sumoutput and an output carry. The basic difference between a full-adder and a half-adder is that the full-adder accepts an input carry. The below figure shows the truth table of a full adder circuit showing alloossible input combinations and corresponding outputs.



The Boolean expressions for the two output variables for the SUM output (S) and for the CARRY output (Count) are :

$$\begin{aligned} \operatorname{Sum} &= \overline{A} \, \overline{B} \, C_{in} + \overline{A} \, B \, \overline{C_{in}} + A \, \overline{B} \, \overline{C_{in}} + A \, B \, C_{in} \\ &= C_{in} (\overline{A} \, \overline{B} + A \, B) + \overline{C_{in}} (\overline{A} \, B + A \, \overline{B}) \\ &= C_{in} (\overline{A} \, \overline{B} + A \, B) + \overline{C_{in}} (\overline{A} \, B + A \, \overline{B}) \\ &= AB + ABC_{in} + ABC_{in} + ABC_{in} + \overline{A}BC_{in} \\ &= AB + ABC_{in} + ABC_{in} + \overline{A}BC_{in} \\ &= AB + ABC_{in} + ABC_{in} + \overline{A}BC_{in} \\ &= AB + C_{in} + \overline{A}BC_{in} \\ &= AB + \overline{A}BC_{in} \\ &$$




6. (a) Explain Working of a 3 bit parallel adder circuit.

10M

(Definition with Block Diagram 4 M + expression 2M + Explanation 4M)

Ans :- The 3 bit adder using full adder this is capable of adding two 3 bit number resulting in a 3 bit sum and a carry output. Since all bit the augends and addend are fed into the adder circuit simultaneously and the addition in each position are taking place at the Same time, this circuit is known as parallel adder.



The Circuit uses 3 full adder circuits. These circuits are connected in parallel or cascade form Each full adder circuit has 3 inputs and two Outputs (Sum and Carryout). Since FA_0 address the two LSB it has no output carry (There is no preciding Stage) and hence it is connected to ground.

Ex :-

101where $A_2=1$ $A_1=0$ $A_0=1$ 101where $B_2=1$ $B_1=0$ $B_0=0$ 1011The Sum Should be


C0=1, $S_2=0$ $S_1=1$ and $S_0=1$

6) b) Explain two bit magnitude comparator with truth table and gate level circuit 10M

(Defn with Block Diagram 2M + TT 2M + Logical Expression 2M + Logic Diagram 2M + Expln 2M)

Ans :-Comparator is a Special Combination circuit designed primarily to compare a relative magnitude of two binary numbers. The below fig shows the Block Diagram of n bit Comparator, It recieves "n" bit numbers "a" and "b" as inputs and outputs are (A>B, A=B, A<B) depending upon the relative magnitudes of two numbers, One of the Outputs will high.


Block Diagram of n bit Comparator



INPU	JT		OUTI	OUTPUT			
A1	A0	B1	B0	A>B	A=B	A <b< th=""></b<>	
0	0	0	0	0	1	0	
0	0	0	1	0	0	1	
0	0	1	0	0	0	1	
0	0	1	1	0	0	1	
0	1	0	0	1	0	0	
0	1	0	1	0	1	0	
0	1	1	0	0	0	1	
0	1	1	1	0	0	1	
1	0	0	0	1	0	0	
1	0	0	1	1	0	0	
1	0	1	0	0	1	0	
1	0	1	1	0	0	1	
1	1	0	0	1	0	0	
1	1	0	1	1	0	0	
1	1	1	0	1	0	0	
1	1	1	1	0	1	0	

Truth Table

Logic Diagram



In digital system, comparison of two numbers is an arithmetic operation thatdetermines if one number is greater than, equal to, or less than the othernumber. So comparator is used for this purpose. Magnitude comparator is a combinational circuit that comparestwo numbers, A and B, and determines their relative magnitudes. The outcome of comparison is specified by three binary variables that indicate whether A>B, A=B, or A<B, 2-Bit Magnitude Comparator Compares two numbers each having two bits (A1, A0& B1, B0).

SECTION - IV

7 a) i) Define Multiplexer and list the applications (Definition 1M + Each Application 1x4=4M)

Ans :- The Multiplexer is a Combinational Logic Circuit which is having many inputs and single output, The particular input is passed to the output depends upon the values on the Select lines

Applications :- (Any 4)


- 1) Data Routing
- 2) Data Bussing
- 3) Multiplexer as a Function Generator
- 4) Parallel to Serial Converter
- 5) Cable TV Signal Distribution
- 6) Telephone Network
- 7) Sharing Printer

ii) Define Demultiplexer. Explain the Operation of 1:4 Demultiplexer (Definition 1M + TT 1M + Logic Diagram 2M + Explain 1M)

5M


Ans :- The Demultiplexer is a Combinational Logic Circuit which is having single input and many outputs, the data on one input is routed to any one output depends upon the values on the Select lines.

Block Diagram



Data Input	Select	Inputs	Outputs							
D	S 1	So	Y ₃	Y ₂	Y ₁	Yo				
D	0	0	0	0	0	D				
D	0	1	0	0	D	0				
D	1	0	0	D	0	0				
D	1	1	D	0	0	0				

Truth Table




A 1:4 demultiplexer has one input and 4 outputs. Two Select lines are used to select one of the four outputs. The above fig shows a 1 to 4 line demux circuit. The input data line goes to all of the AND gates. The two Select lines enable only one gate at a time and the data appearing on the input line will pass through the Selected gate to the associated output line. For ex : if $S_1=0$ and $S_0=0$ the o/p Y_0 is connected to the input if $S_1=0$ and $S_0=1$ the o/p Y_1 line and so on.

7. b) Explain the working of 8:1 Multiplexer with logic Circuit, Symbol and TT 10M (Block Diagram 2M + TT 2M + Logic Diagram 4M + Explanation 2M)

Ans :- In a 8:1 Multiplexer, it has 8 inputs and only one outputs as shown in a fig below

Block Diagram

Truth Table



Diagram


The Binary data applied to the Select inputs $S_2S_1S_0$, Decides which one of the input will be made available at output Y

For Ex : if $S_2=0$, $S_1=0$, $S_0=0$ the Do i/p will be made available at output Y and if $S_2=1$, $S_1=0$, $S_0=0$ then D4 i/p will be made available at output y and so-on in 8:1 mux where S_2 , S_1 and S_0 are select lines.

Logic

(Block diagram 2M + TT2+ Logic Diagram 4M + Explanation 2M) Ans :-


Block Diagram



Truth Table

	INPL	JTS		OUTPUTS															
S₃	S ₂	\mathbf{S}_1	S ₀	Y ₁₅	Y ₁₄	Y ₁₃	Y ₁₂	Y ₁₁	Y ₁₀	Y۹	Y ₈	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	\mathbf{Y}_{2}	Y ₁	Y ₀
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	А
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	А	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	А	0	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	Α	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	А	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	А	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	А	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	А	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	Α	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	А	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	А	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	А	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	А	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	А	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	А	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	А	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Logic Diagram



A 1:16 demux has one input and 16 outputs. Four Select lines are used to select one of the 16 outputs. The above logic diagram shows a 1:16 demux circuit The input data line goes to all of the AND Gates. The 4 Select lines enable only one gate at a time and the data appearing on the input line will pass through the Selected Gate to the associated output line for example if $S_3=0$, $S_2=0$, $S_1=0$ and $S_0=0$ the output Y_0 is connected to the input. if $S_3=1$, $S_2=1$, $S_1=0$ and $S_0=0$ the output Y_{12} is Connected to the input and So-on.

https://mathswithme.in/

8. b) i) List the advantages and disadvantages of ICS

5M

(Each advantage + Disadvantage 1/2 x5=2.5+1/2x5=2.5=5)

Ans :- Advantages :

- 1) Smaller in Size
- 2) Less Weight
- 3) Low Cost
- 4) Highly Reliable
- 5) Low Power Consumption
- 6) Easy Replacement.

Disadvantages :

- 1) Repair is not possible
- 2) Large Capacitance Can't be fabricated
- 3) Coils or Inductors Can't be fabricated
- 4) Cannot handle large power
- 5) Delicate Careful and handling is needed.

8. b) ii) Classify IC's based on Scale of Integration (Each classification 1Mx5=5M)

Ans :-

1) SSI (Small Scale Integration) : IC's under this Category contains 0-12 electronic components or logic Gates, On a Single Chip. Ex : Basic Logic Gates, Flip Flops

2) MSI (Medium Scale Integration) : MSI Describes integrated circuits to have 13 to 99 electronic components or equivalent logic gates on a Single Chip.Ex : Adders, Registers, Encoders.

3) LSI (Large Scale Integration) : LSI Describes integrated circuit, to have 100 to 9,999 electronic components or equivalent logic gates on a Single Chip. Ex : Microcontroller, RAM's ROM's

4) VLSI (Very Large Scale Integration) : VLSI describes integrated circuits with complexities of 10,000 to 99,999 electronic components or equivalent logic gates on a single chip.

Ex : Advanced Microprocessors, Memory Chips.


5) ULSI (Ultra Large Scale Integration) : It is the Next level of Complexity with more than 1,00,000 electronic Components or Equivalent Logic Gates on a Single Chip. Ex : Single Chip Computers, Large Memory Chips.

SECTION-V

9. a) Sketch and explain logic circuit of BCD to Decimal Decoder. 10M (Definition with Block Diagram 2M + TT 2M + Logic Diagram 4M + Explanation 2M)

Ans :- The Decoder is a Combinational logic circuit that converts coded information such as binary into recognizable form such as a decimal


Block Diagram.



05M

-	ר -	-			olp			
A	в	С	D		Duit		d.	gits
0	0	0	0		Yo	(0)		
0	0	0	1		41	(1)		
0	0	5 J.	0		Y2	(2)		
0	0	1	- 1		43	(3)		
0	١	0	0		74	(4)		
0	1	0	١		75	(5)		
0	1	1	٥		40	(6)		
0	۱	۱	١		γ_{7}	(7)		
I	0	C) (C	48	(8))	
t	c	5	0	١	49	(9)	

Logic Diagram




https://mathswithme.in/

The BCD-to decimal decoder converts each BCD code (8421 code) into one of ten possible decimal digit indications. It is frequently referred as a 4- line-to-10-line decoder or a 1-of-10 decoder. The circuit shown belowis called a 1-of-10 decoder because only 1 of the 10 output lines is high. For instance, when ABCD is 0011, only the Y3 AND gate has all high inputs; therefore, only the Y3 output is high, If ABCD changes to 1000, only the Y8 AND gate has all high inputs; as a result, only the Y8 output goes high. If you check the other ABCD possibilities (0000 to 1001), you will find that the subscript of the high output always equals the decimal equivalent of the input BCD digit. For this reason, the circuit is also called a BCD-to-decimal converter.

9. b) Explain priority Encoder, With a neat Logic Diagram and Truth Table. 10M

(Definition with Block Diagram 2M + TT 2M + Logic Diagram 4M + Explanation 2M)

Ans :- The priority encoder is a Combinational logic circuit which produce a output corresponding to the highest order digit appearing on the input and ignoring all others.




Priority encoders are available in standard IC form and the TTL 74LS148 is an8-to-3 bit priority encoder which has eight active LOW (logic "0") inputs and provides a 3-bit code of the highest ranked input at its output.

Priority encoders output the highest order input first for example, if input lines "D2", "D3" and "D5" are applied simultaneously the output code would be for input "D5" ("101") as this has the highest order out of the 3 inputs. Once input "D5" had been removed the next highest output code would be for input "D3" ("011"), and so on.

10M

10. a) Explain the Working of decimal to BCD Encoder (Block Diagram 2M + TT 2M + Logic Diagram 4M + Explanation 2M)


Ans :- In a decimal to BCD Encoder has 10 input lines and 4 output lines



Block Diagram

Truth Table

			INP	UTS	INPUTS											
Y9	Y8	Y7	Y6	Y5	¥4	Y3	Y2	Y1	YO	A3	A2	A1	AO			
0	0	0	0	0	0	0	0	0	1	0	0	0	0			
0	0	0	0	0	0	0	0	1	0	0	0	0	1			
0	0	0	0	0	0	0	1	0	0	0	0	1	0			
0	0	0	0	0	0	1	0	0	0	0	0	1	1			
0	0	0	0	0	1	0	0	0	0	0	1	0	0			
0	0	0	0	1	0	0	0	0	0	0	1	0	1			
0	0	0	1	0	0	0	0	0	0	0	1	1	0			
0	0	1	0	0	0	0	0	0	0	0	1	1	1			
0	1	0	0	0	0	0	0	0	0	1	0	0	0			
1	0	0	0	0	0	0	0	0	0	1	0	0	1			



The decimal to binary encoder usually consists of 10 input lines and 4 output lines.Each input line corresponds to the each decimal digit and 4 outputs correspond to the BCD code. This encoder accepts the decoded decimal data as an input and encodes it to the BCD output which is available on theoutput lines.

10. b) i) Compare features of Standard TTL, CMOS and ECL

5M

(Each Comparison 1x5=05M)

Ans :-

Comparison between TTL, ECL, and CMOS

SPECIFICATION	TTL	ECL	CMOS			
Components	Transistors &	Transistors &	MOSFETs			
	passive	passive				
	elements	elements				
Basic Gate	NAND	OR/NOR	NAND/NOR			
Noise Immunity	Strong	Good	Very strong			
Fan-out	10	25	More than 50			
tPD in ns	1.5-30	1-4	1-210			
Noise margin	Moderate	Low	High			
Power/gate in	10	40-55	0.0025			
mWatt						
Clock rate in MHz	35	>60	10			
Figure of Merit	100	40-100	0.7			

ii) Describe the Interfacing between TTL and CMOS

(Circuit Diagram 2M + Explanation 3M)

Ans :-




Figure-1 depicts TTL to CMOS interfacing and CMOS to TTL interfacing circuits. When 5V supply is given to TTL and CMOS ICs, logic levels of TTL and CMOS are different. One TTL IC can drive any number of CMOS ICs. However, TTL output in 'high state' yields 2.4 Volt which is lower than the minimum voltage required by CMOS IC (which is 3.5V). For TTL to CMOS interfacing, standard pull up resistor is connected which solves the interfacing problem as mentioned. This is shown in figure-1(a). A CMOS IC can easily drive any low power schottky TTL IC directly. But to interface standard TTL IC, buffer is provided in between CMOS and TTL ICs.This is shown in figure-1(b).

CERTIFICATE

I certify that the model answer script that are prepared by me for the subject code **20EC11T- Digital Electronics** are from the prescribed text books and model answer script and scheme of valuation prepared by me are correct.

https://mathswithme.in/